Set default other = 0 for masked load#356
Open
ziliangzl wants to merge 2 commits intomicrosoft:mainfrom
Open
Conversation
Contributor
Author
227c4cc to
9c6a575
Compare
Contributor
Author
Contributor
|
While we often treat the CUDA backend as the language spec, this particular behavior is not listed in the documentation for load https://triton-lang.org/main/python-api/generated/triton.language.load.html#triton.language.load. It seems like a performance issue and lack of programmer control to force backends to initialize. Do you have any references to discussions on this issue in Triton that this other=0 should be default behavior? |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
For masked loads where other is not specified, the Triton CUDA backend fills the masked elements with 0 by default. This change ensures that the behavior matches the Triton CUDA backend results.
A reference test case named
basic_loadin Triton can be found here: test/Conversion/tritongpu_to_llvm.mlirThis test case specifies an other value. Its generated LLVM IR includes:
Another test case
vecadd_masked_vec1without an other value generates LLVM IR like:In this case, the masked elements are always filled with 0x0 when other is not specified.